Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
hi
in general clock frequency is setup by the user defined as you wish to operate.. if you give start you design as 120%of operating frequency... it will optimize and worst case must be viewed such that slack is met. if you have negative slack then you can reduce you frequency incremental way check the tool can optimize the value.. but if negative slacks exits at operating frequency then no way you have to reduce the clock or restructure rtl by knowing the critical path ..in report timing summary..
It by experience if you set the clock as 120% you can finally achieve your operating frequency . it all worst case thats matter...
check whether ur library includes the compensation for timings after SCAN insertion. If it is there, then use 10% (many follow this) over constraining CLOCK.
If ur library does not a/c for frequency drop after scan insertion, then 20% is required as margin.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
