Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to connect the N-bit ADC to an (N+2)-bit DAC?

Status
Not open for further replies.

nxing

Advanced Member level 1
Joined
May 10, 2004
Messages
421
Helped
25
Reputation
50
Reaction score
10
Trophy points
1,298
Location
China
Activity points
2,856
Testing ADC

Hello everyone,

I am designing a N-bit ADC and want to test it. In Allan's book, it states that I can put a (N+2)-bit ideal DAC after my ADC and then check the difference between the input and output. Can anybody tell me how to connect the N-bit ADC to an (N+2)-bit DAC? I mean where should I connect that two extra-bit?

Thanks
 

Testing ADC

If the reference voltages are the same, you can connect two extra LSB's to VREF_LO of the DAC.
 

Re: Testing ADC

If that's the case, what's the meaning of that?

Thanks!
 

Re: Testing ADC

Sorry, I had a mistake in the above input. The two least significant bits should be connected to Logic Low instead of VREF_LO.
 

Testing ADC

Then, why we need N+2 bit DAC instead of N bit? Can anybody explain it?

Thanks!
 

Re: Testing ADC

The reason for N+2 is that it is linear to the N+2 bits and therefore to 1/4 bit at the N bit level. I have used the trick of designing in a N+1 bit ADC to a system and discarding the LSB. This made the data more linear than with an N bit DAC.

You can also capture the digital data from the ADC and do a FFT on it with N+2 bit or more arithmetic.
 

Testing ADC

That is the requirement of accuracy
 

Testing ADC

a better approach to test adc avoiding intergrating dac in the chip is to analysing the data from logic analyser directly. u can search a free program based on MATLAB in website,such as www.maxim.com.
 

Testing ADC

After you add a DAC after the ADC, if there are some problem about the output, how do you know what's wrong?
 

Re: Testing ADC

While giving the input to ADC, it should be synchronized with clock..How do u acheive this??
 

Re: Testing ADC

braudelk is right, you can never get a precise result by puting DAC after ADC. For ADC, we care SNDR, SFDR, INL, DNL ... . Visit Maxim, you will get a solution.
 

Testing ADC

what is kyrandia said is right. static parameter INL and DNL,and dynamic parameter ENOB are important. at the same time other parameters such as SNDR and SFDR and so on are attented by us.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top