how to compile sysetem verilog file using cadence tools

[mallikmarasu]

hi ,

How to complie a systemeverilog file and how to simulate using system verilog
programme using cadence tools

 

[ljxpjpjljx]

you should add "sv" option and compile the system verilog library individual!