Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

How to calculate the gate delay in ccs model?

Status
Not open for further replies.
J

june3780

Newbie
Joined
Dec 23, 2022
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
8
How to calculate gate delay in ccs model? I can't understand about current model. and also, how to get Ceff? is that value by wire-load model? in ccs, the receiver's capacitances are not constant value. do they affect to Ceff? it is hard to understand the ccs.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top