Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to calculate gate count in Synopsys?

Status
Not open for further replies.

shiva_mag

Junior Member level 2
Joined
Jun 24, 2003
Messages
23
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
203
how to get gate count in synopsys

Hi
How to calculate gate count in synopsys. Is there need to map to any library to check the gate count

thanks in advance

shiva
 

nand2 smic

you must synthesis with a library first.
after synthesis, you wouldn't get gate count exactly in synopsys, just an evaluation value.
use 'cell_areas/nand2(nor2)_area', all of them can get from report.
 

Re: gate count

Hi,
Dont you get this in the map report.
BRMadhukar
 

Re: gate count

Hi Hi... I dun think that you will get gate count using synopsys dc compiler, but only area size.... but u able to get transistor count if u want.. check with specification given by the fab house, they state the transistor count for the gates. later develop a perl program to count the amount of transistor from gate level netlist
 

Re: gate count

Usually, NAND2 gate is used to calculate the gate count of a design.

Exp,in smic library,1 NAND2 = 9.98 um*um. So if your area report from DC is N um*um, then your gate count is about N/10.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top