Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How remove DC in output?

Status
Not open for further replies.

khorramrouz

Newbie level 5
Joined
Jul 15, 2014
Messages
10
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
75
Hi All
I designed an OTA which called Recycling folded cascode.a Dc voltage in output nodes
degrades the swing.as i use a dual power i want the Dc be Zero. thanks for yiur idea
 

whold you please explain more .do you mean of dual power two supplies (vdd & vss )? if so, you have to design your circuit in such a way that the output common mode level becomes zero not to remove it.
 
Last edited:

yes the output node voltage should be zero but in my design with vdd=1 and vss=-1 , the dc voltage is 416mv and possitive swing will be cuted

n IC design i think use of capacitor effects on size and freq. respons
 
Last edited by a moderator:

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top