Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
In case of the spartan-3E you could use the internal DCM for the "PLL" option, but this does take a bit more effort than a counter. I generally only use the DCM on spartan-3E if I need a higher freq than the onboard oscillator provides.
Personally I'd go for the counter, since the DCM might give you some, uhm, interesting learning experiences you might not need right now. For the counter, lookie here for plenty of verilog examples.
Excellent point! Just checked the datasheet and indeed, for the 3E it's 5 MHz - 300 MHz. So I guess ntropy is lucky. Now he won't even be tempted to try the DCM first. Just divide by 50 using a counter.
its better if u can use DCM or PLL for FPGA implementation, because if u implement clock division module as a counter it will take data path in FPGA (in FPGA clock is given a special care and routed in special paths) and hence chances of timing violation is more.....this (DCM or PLL) will improve maximum operating frequency of your design....
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.