How can you model a SRAM at RTL Level?

[phoenix_pavan]

How can you model a SRAM at RTL Level?

Also
How to generate sine wav using verilog coding style?

How do you implement the bi-directional ports in Verilog HDL?

 

[echo47]

SRam in RTL

Please stop! This forum isn't intended for getting free homework answers.