Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How can Synopsys VC Formal solve Sudoku puzzles?

unixdaemon

Newbie level 6
Joined
Feb 11, 2023
Messages
14
Helped
0
Reputation
0
Reaction score
1
Trophy points
1
Activity points
137
Synopsys and Intel posted the challenge to solve Sudoku puzzles using the VC Formal software.
They say that at Intel they use Sudoku puzzles to train formal verification engineers.

I am a little familiar with VC Formal: it can analyze Verilog code and find issues like arithmetic overflows, deadlocks, livelocks.

But I don't understand how can VC Formal be used to solve Sudoku puzzles.

Any hints?
 
By writing constraints (assume property) and assertions (assert property), one can find a solution to Sudoku.

In dynamic simulation you can write SVTB constraints to do the same.
 

LaTeX Commands Quick-Menu:

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top