Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

how can get delay vs vdd??

Status
Not open for further replies.
R

ramesh441

Advanced Member level 4
Joined
Feb 11, 2009
Messages
110
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,296
Location
India
Activity points
2,076
I am simulating an inverter in cadence spectre

I want to see the wave form of delay vs vdd and delay vs load capacitor.

I tried to simulate by using delay in calculator. There are options of trigger, target and cycle.

I cant understand this . Can anyone say me how could I get these...


Thanking you,
RamesH
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top