How am i supposed to handle of bank already activated problems?

[u24c02]

Hi

I trying to handle sdram but i have problems.
I have met error about "bank already activated". In rtl memory modeling.
How am i supposed to handle of bank already activated problems?

 

[amitjagtap]

Which FPGA and which Kit you are using?