Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

help :VCO jitter simulation!

Status
Not open for further replies.

liushangpiao

Junior Member level 1
Joined
Mar 27, 2008
Messages
19
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,406
how to add the noise sources for VCO jitter simulation?
i did it as follow for the power(VDD) noise source :
VPDD VDD VSS sin(1.8v 0.1v 20000k).
is it right?
anyone answer it for me?thx very much!
 

Hi

You need simulate power supply noise impact on VCO jitter, if i have proper understanding of You mail

Use phase noise analysis. jitter=integrated phase noise*w0
Include voltage noise source in supply net: resistor with parallel capacitor in the input of voltage controled voltage source.
The mean square value of noise will be kT/C. T is resistor temperature in Kelvin
You can control bandwidth of noise via resistor value.

Regards
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top