irshan
Junior Member level 2
I am working on FPGA project, simulation of my project is completed in one day, and the constraint of time on simulation is making my progress slow on this project. help is required in this regard to cut short the processing of simulation