Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Help me with designing multiplexer using SCL

Status
Not open for further replies.

gawad

Newbie level 6
Newbie level 6
Joined
Jul 16, 2005
Messages
11
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,362
SCL

in designing a multiplexer using SCL, the output of the first stage is low voltage swing & is near to Vdd, how it can be used as an input to the next stage, i.e. both the output high and low states will make the controlled mos ON, not specifying one path for the current!

also, how to convert from SCL to CMOS?
 

SCL

Is SCL a circuit technology?
 

Re: SCL

hi,
what is scl? can you give more explanation?
 

SCL

SCL is sourec coupled logic , which is also called CML (current mode logic). You can serch cml in edaboard.
 

Re: SCL

SCL: Source Coupled Logic

This family of circuits uses current steering in order to realize the required logic functions. The most important preference of SCL logic is the reduced voltage swing and that they are differential. From that come : higher speed, improved spectral purity, lower noise.

The disadvantage of the structure is the continuous cuurrent consumption, which makes harder using stand-by mode.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top