Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Help me on SOC encounter

Status
Not open for further replies.
R

ramesh441

Advanced Member level 4
Joined
Feb 11, 2009
Messages
110
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,296
Location
India
Activity points
2,076
I did my coding in verilog and synthesized with DC (synopsys).

My library is synopsys 90nm (generic)

I want to generate layout for it.
When I am trying to use Encounter it is giving an error.

Saying SOCSYC-*****

Can anyone say what I have to do ot o resolve it.

Thanking you,

RamesH
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top