Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Help me connect 25MHz clock to FPGA and then get 400Hz clock

Thread starter superhet
Start date Jun 21, 2005

Status: Not open for further replies.

Jun 25, 2005

#21

U

umairned

Junior Member level 1

Re: clock problem

Try using a clock dividing algorithm in ur program.

Or u can use an external clk as well.

Status: Not open for further replies.

Similar threads

A
Swapping DDR3 pins to FPGA
- Started by aminpix
- Wednesday at 9:58 PM
- Replies: 7
PLD, SPLD, GAL, CPLD, FPGA Design
S
Image fusion how to implementing on FPGA
- Started by Sanila P
- May 14, 2024
- Replies: 1
PLD, SPLD, GAL, CPLD, FPGA Design
A
Direct connection of FPGA (spartan-6) to HDMI connector
- Started by aminpix
- Jan 3, 2024
- Replies: 3
PLD, SPLD, GAL, CPLD, FPGA Design
S
Proposed FPGA CARD
- Started by salahberra39
- May 21, 2024
- Replies: 8
PLD, SPLD, GAL, CPLD, FPGA Design
G
Watchdog timers and FPGA designs
- Started by gahelton
- Nov 25, 2023
- Replies: 3
PLD, SPLD, GAL, CPLD, FPGA Design

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.

Accept Learn more…

Top