Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

[HELP] How to get a 32K clock from a 48M clock?

Status
Not open for further replies.

lovelyic

Junior Member level 2
Joined
Apr 28, 2002
Messages
23
Helped
2
Reputation
4
Reaction score
0
Trophy points
1,281
Activity points
200
how to get a 32k(32768) clock from a 48M clock?
Thanks!
 

why u can't use freq. divider?
 

Question for you: what technology do you use?

You can always use flipflops for division by 2. If you can live with a duty cycle that's not equal to 50 percent, counters are the easiest way. If this is not possible, inside FPGA's there are DCM's that can do divisions other than a 2^n with a 50 percent duty cycle.
 

counter is best select for your this application.
VCO maybe a special way for some specail application!
 

hi,

the 32768 hz is used in RTC (Real Time Clock)?
 

Can you do other reverse , You can use 32k to generate the 48MHz , The 32.768 is RTC clock , and the 48Mhz is like apply in USB ,so that maybe you can make reverse for your application
 

You can't usually use a 48MHz clock generated from a PLL to drive a USB controller.
It has to much jitter
 

If the application is in USB 1.1 , It is ok , Becasue we have do that , But if it will apply in USB2.0 , The jitter will be a issuee
 

Strange question.
I think use flipflop as divider is simplest way.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top