Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

generating an SPEF and SBPF file in synosys PrimeTime

Status
Not open for further replies.

Jugantor

Junior Member level 2
Joined
Jan 11, 2007
Messages
24
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,440
spef sbpf

Is it possible to generate an spef and sbpf file of a verilog file , say addsub.v
using the commands "write_parasitics -format fileformat filename" even if we dont have any parasitics to write , In synopsys primetime?

plz reply
 

synopsys sbpf

yes, if you set a wire load model, I think this can be done.


Jugantor said:
Is it possible to generate an spef and sbpf file of a verilog file , say addsub.v
using the commands "write_parasitics -format fileformat filename" even if we dont have any parasitics to write , In synopsys primetime?

plz reply
 

sbpf file

You can extract , bu tit is not accuate , try to get DSPF
 

sbpf synopsys

You had better to get spef from extract tools. Primetime only do converting not extracting.
 

sbpf parasitics

After calculating the power of different instances of a design...i have got the report in terms of the cells....( using "report_power -cell " ) .
my problem is how can i map these cell-power informations into the design file (which is in verilog) ? like...a particular cell-power info. corresponds to which part of the verilog design file?
Its basically like..how can i map the physical information into logical design?
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top