Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

For LVS run, ENDCAP and top & bottom corner CAP and FILLTIE cells to be needed?

Status
Not open for further replies.
G

guruprasadds

Newbie level 5
Joined
May 1, 2015
Messages
10
Helped
1
Reputation
2
Reaction score
2
Trophy points
3
Activity points
90
Hello friends,
I wann make sure what type of cells needs to be included and which needs to excluded while dumping verilog from EDI for LVS run.
Mainly my confusion is regarding ENDCAP ENDCAPTIE TBCAP TBCAPNW* CNRCAP* FILLTIE FILLTIEPW etc.
Because i dont find cdl (spice) of all these cells in the cdl library.
Im sure we dont need just filler cells and we need fillcap (decap cells) cells.

Can any one guide me on this.
If we need to include, i dont have cdls of this cells. what can be done?

Thanks in advance.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top