Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

FIFO Depth Calculation

Status
Not open for further replies.

vipulsinha

Member level 2
Member level 2
Joined
Nov 9, 2005
Messages
44
Helped
4
Reputation
8
Reaction score
0
Trophy points
1,286
Activity points
1,661
Hi Guys

What could be the optimal buffer for an asynchronous FIFO with the source clock

at 50 MHz and the Read clock is 25 MHz


Data is clming as 8 bits with each clock write . There is no idle cycle. We have to keep the synchronization latancy also into account.


Thanks

Vips
 

If there is no idle cycle in write, and writes keep happening, and ur read is happening at 1/2 the frequency of write, then ur fifo depth can only be infinite.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top