Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

FAN OUT /FAN IN for Logic Families

Status
Not open for further replies.

Robotduck

Member level 2
Member level 2
Joined
Feb 10, 2019
Messages
50
Helped
0
Reputation
0
Reaction score
0
Trophy points
6
Activity points
448
I have noticed in all the books as an introduction, it is written that the Fan out is one of the performance measurement parameter for the Logic families.
Why do not we look at the Fan in ?

Thank you
 

Hi,

When you see fan-out... I expect there is also fan-in mentioned.
Before CMOS there was TTL. TTL needs a lot of input current, but nowadays CMOS input current is about zero.
But there is some input capacitance ... this is what degrades signal performance.

Klaus
 

Fan-in other than 1 is only occuring in special cases where a pin is directly driving multiple internal gates without buffer. If you read the books thoroughly, you'll notice that fan-in has much less general importance. Particularly it's no performance parameter.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top