Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

fail to execute command in astro when doing CTS

Status
Not open for further replies.

eecarefree

Newbie level 2
Joined
Apr 10, 2009
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,294
When doing CTS the following error happend in the gate level optimization step
After the astro successfully completed the clock tree synthesis and doing the build-in optimization, the following message appears in the log file

starting gate level 2 optimization
*****************************************
*Overlap removal(OV) engine terminated
*****************************************
fail to execute command


and the design flow terminated with nothing can do next

Could anyone please help fix this problem? Thank
 

Is there any warning or error message prior to termination?
 

no warings and errors, and have one capacitance violation. But I think this is not the reason, since I have reconstraint the capacitance and the same error happend again.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top