Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
its design exchange format. it conveys the physical design information. like i said, if u r using a p&r tool, if u floorplan and do placement, u can save it in def format. this can be imported again to complete the rest of the steps.
.lib: cell timing, area, power info
.lef: technology info + cell geometry info
.def: design netlist + geometry info
.tf: technology info, which is only for synopsys usage.
cadence uses: .lib, .lef, .def for library and design
synopsys uses: .lib, .tf, .pdef, Milkyway for library and design.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.