Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Engineering Change Order

Status
Not open for further replies.

praneshcn

Member level 5
Joined
Aug 23, 2007
Messages
90
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,288
Activity points
1,899
Hi everybody,

Could anyone pass on some information about Engineering Change Order (ECO) . if possible please upload some materials on the topic.

tankz.......
 

hi,
in digital ASIC design that means some manual work on layout ready to tapeout.


regards
 

ECO is one of the technique through which u can change the buffer or u can upsize or downsize the buffer if u want...........

Once u do timing optimization ur timing may not meet smetimes bcz of some component like assume tht ur buffer fanout is very high which is exceedng ur constraint so wth the help of this engineering change order u can resize it or if u want u can move it u can do many things with ECO...

Hope u have understood this
Don't forget tuo push help button
Bye take care
 

Hi,

Do u happen to have any materials regarding ECO placement and routing. i know the definition of eco but would like to learn more about it.


thankz.
 

Hi,

Buffering and Sizing are optimization techniques which are used to optimize timing. why do we use eco to do tat and when will we start to use eco.

tankz........
 

Consider this scenario -

When you are done with the whole design flow (from rtl to gdsII) on a design and at the last moment you get to know that your design needs some more fine tuning and fixing. At this point, nobody will go through the whole design flow instead the designer will use ECO technique. With this technique, you will only focus on that part of the design which needs fixing(it may be upsizing/downzing of inv/buffer or maybe change in a couple of routes.) without disturbing the already stable part of the design.

Hope this helps!!!
 

Hi,

Is there a concept of placing some cells like dummy cells in the design which can be replaced to accomadate last minute changes in eco.........................


tankz
 

hi,

wat is the procedure followed to place dummy cells in the core. Hw do we expect the location where we need to perform eco while placing the dummy cells.
 

Almost Every IC after tapeout do ECO.
First Cut work is very hard.
1)You must prepare dummy cells when first tapeout.
2)spread your dummy cells when APR.
3)ECO automatically find your nearest spare cell to replace your added cell.
 

Hi

Good explanation man

Regadsr
Mohi baba
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top