Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Effect of high level synthesis on verification.

Status
Not open for further replies.
R

rama_bing

Newbie level 6
Joined
May 27, 2009
Messages
14
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,281
Activity points
1,366
These days High Level Synthesis tools (Mentor's Catapult,Synfora's Pico for C/C++ to RTL) getting into industry.
Will there be any effect of these tools on functional verification using VMM/OVM? (atleast in near future..)
Please correct me if my question itself is wrong...
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top