Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

dummy in the layout of finfets

Status
Not open for further replies.
V

vashistha

Junior Member level 3
Joined
Jul 9, 2013
Messages
30
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,458
Why we use dummy gates in the layout of finfets?
 

Same reason as any other kind of dummies - uniformity of
lithography on the ones that count, leading to uniformity
of outcome in production.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top