Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

DRC Violation - C1 rule violation in ATPG(FastScan)

Status
Not open for further replies.

kiranks9

Member level 3
Joined
Feb 21, 2008
Messages
59
Helped
2
Reputation
4
Reaction score
1
Trophy points
1,288
Activity points
1,648
DRC Voilation

Hi
Regarding the DRC violation, during the scan insertion solved all drc violations like Scannability rules(S1, S2 in DFTAdvisor). Can we get C1 rule violation in ATPG(FastScan) during pattern generation? If Yes, please explain.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top