Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

does LEC need patterns?what's the test vector mean when debug non-equivalence?

Status
Not open for further replies.

wming

Newbie level 2
Joined
Oct 29, 2012
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,289
Conformal-LEC is a program that checks logic equivalency in formal verification which means the mathematical verification of the logic of a circuit. however i found test vectors when debug. why there is vector?
 

One set of vector means these setup of 1and 0 of support points can give you one mismatch result.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top