Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Does Func.Simulation require test vectors...?

Status
Not open for further replies.

giggs11

Member level 3
Joined
Apr 15, 2004
Messages
57
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,288
Activity points
661
hi guys,

appreciate the help. just one final query....during functional simulation, does VCS operate similar to Formal verification...?

Would VCS require test vectors...? because i know that in Formal verification, the functionality is verified through comparison between HDL design and gate level netlist.

Thanks.
 

The VCS is the dynamic simulation tool and different of the formal verification tool such as Formality, so you need to write the testbench and use the test vector to verify your design.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top