Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Discrepancy in flipflop regarding clock cycle

Status
Not open for further replies.

vsrpkumar

Member level 4
Member level 4
Joined
Mar 26, 2006
Messages
74
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,830
1)my doubt in flipflop is the output of flipflop comes in next clock cycle when the data samples in previous clock cycle(simulation case)
But in practical case if tpclk->Q is zero the output comes immediate.
Why this discrepancy.
2)what is difference between event based simulation and cycle based simulation
[/code]
 

Re: doubt in flipflop

Hello
with a flipflop it can either be edge triggered or level triggered.with edge triggered, this can either be in the positive edge or negative edge, and in that case there will be a delay of the output. this can lead to some difference in results.

kind rgds
manenef
 

Re: doubt in flipflop

clk->q delay will never be zero.

Added after 25 seconds:

clk->q delay will never be zero.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top