Follow along with the video below to see how to install our site as a web app on your home screen.
Note: This feature may not be available in some browsers.
If this was (say) an ESD clamp, the shunt FET would have a good
"hang time" beyond where the load has discharged below a useful
Vgs.
But I would never use such a structure, its lack of "turnoff authority"
on the gate is too much uncertainty to put in my circuits.
Can you explain how diode will help NMOS gate to be charged up fast and discharged slowly?