Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Digital delay line General Description

Status
Not open for further replies.

Rubby

Newbie level 6
Joined
Dec 15, 2010
Messages
11
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,378
A digital delay line is a discrete element in digital filter theory, which allows a signal to be delayed by a number of samples. If the delay is an integer multiple of samples digital delay lines are often implemented as circular buffers. This means that integer delays can be computed very efficiently.**broken link removed** is a kind of digital delay lines with 8 pin single-in-line packages.It is TTL compatible.

The following is about the specifications.The supply voltage is 5.0 VDC±5%.The delay tolerance is ±2 ns or ±5% wig.The maximum rise time is 4 ns.The minimum pulse width is 40% of total delay.The maximum duty cycle is 50%.The operating temperature range is from 0 to 70℃.The temperature coefficient of delays is 1.0 ns + 500ppm/℃.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top