Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

diffusion time vs ramping time

Status
Not open for further replies.

haswath

Junior Member level 1
Joined
Nov 2, 2004
Messages
15
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
83
diffusion ramping time

hi ,
can anyone tell what will be the effect if
diffusion time is much greater than the time at which the wafer temperature is ramped
?

i.e diffusion time >>>> ramping time ??


for .2 micron junction depth
 

ramping time

Lets take DNW (Deep NWELL) fab step as an example, because it is one of the earliest fab steps.

DNW fab step is ion implantation. It goes in Si and things are great.

After some steps, you can have oxide growth and etch or cleaning the Si surface. During oxdatoin step, the temp is increased (ramping time). Usually ions like to diffuse through any medium after certain temperature. Now, you dont want the DNW to move "around". You loose all its intended purpose. So if its diffusion time is longer than ramping tme needed to start oxidation, then things are nice otherwise you gotta problem.

Hope it helps...

Srivats.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top