Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
You should able to meet setup and hold in all corners with signoff tool like Prime Time. It should be DRC clean in CalibreDrv. There should not be any IR drop issue.
I feel checking for no timing issues is not really the best way. As there could be no timing issues after route_opt or signoff as well. anything specific that is done during chip finish that i can check in the cel? like insertion of specific antenna or something???
I feel checking for no timing issues is not really the best way. As there could be no timing issues after route_opt or signoff as well. anything specific that is done during chip finish that i can check in the cel? like insertion of specific antenna or something???
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
