Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Design compiler .lib file question

Status
Not open for further replies.

feel_on_on

Full Member level 5
Joined
Apr 29, 2005
Messages
283
Helped
6
Reputation
12
Reaction score
4
Trophy points
1,298
Activity points
3,208
design compiler + .lib file

in the .lib file :

example : (A +=>Y) = (a_lh_y_lh, a_hl_y_hl);
please tell me :

what is "+=>" ?
 

wherer did u find u this type of syntax,,, is that the same synopsys timing .libs
 

It has been long since I last work in LIB group, but as far as I remember it has something to do with the 'unateness' of the timing arc. I think +=> signifies positive unateness and -=> signifies negative unateness
Kr,
Avi
 

sorry ,i make a mistake . I mean simulation library for .lib file .

Thanks for above reply
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top