Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I wanna measure delay of a ripple carry adder from modelsim simulation.program works fine.I can see the output waveforms also.but i can't find any delay between inputs and output even with zoom view also.i have attached my output screenshot
first you need to generate the SDF file, it is a very complicated process.
I suggest you take the gate level design and quantify delays of each gate (like delay of INV1X=1 and model delays of larger gates as multiple of these using the formula d=p+g*h) and calculate the approximate delay.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.