Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Deep submicron timing closure challenges

Status
Not open for further replies.

vijay.mani884

Member level 5
Member level 5
Joined
May 23, 2012
Messages
81
Helped
16
Reputation
32
Reaction score
16
Trophy points
1,288
Activity points
1,789
Dear All,

Kindly discuss your experiences. I want to know what are the major challenges that we may face while closing the time in deep submicron technology. Like 65 nm to 45nm and 45 nm to 28 nm.

I Know cross talk is one big challange. I want to know few other and their remedies.

Thanks in advance for sharing your views.

Cheers
 

The major problem you encounter is Leakage Power Dissipation.

Below 65nm Leakage Power dominates Dynamic Power.

Also routing and placement becomes difficult while coming down in feature size.
 

thats fine how does it effect the timing? well, I know this is also one big challenge, but i am more interested in terms of timing. Thanks for your comment though.

Cheers
 

Yeah. I just mentioned the other challenge faced when we keep scaling the technology. Anyhow power consumption will not affect the timing to any extent.
 

Hi,
Yes even power is off big concern when considering the Timing as it can result in Forming a Design Timing corner.


Rdgs
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top