Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

DDR Read Timing

Status
Not open for further replies.

hioyo

Advanced Member level 4
Joined
Aug 18, 2021
Messages
116
Helped
0
Reputation
0
Reaction score
2
Trophy points
18
Activity points
899
Dear Team,

I was learning about DDR read timings.I can see that 4 groups of data I send.Please see the red box.
May I know why they are doing like that.
1636637054138.png

Regards
HARI
 

Dynamic RAM is read in bursts, multiple data words with consecutive addresses are output after a read command. Burst length of newer DDR RAM is 4 or 8. Burst operation achieves a higher throughput considering the command duration. Multiple bursts can be executed continuously, next read command is scheduled during data output.
 
  • Like
Reactions: hioyo

    hioyo

    Points: 2
    Helpful Answer Positive Rating

    tariq786

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top