Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I tried to make every terminal voltage looks perfect though changing Cp1 and Cp2 during simulation,but question comes that for both Mnp3, the Vd and Vs are not synchoronous ,which will cause the Vsd to have a strike.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.