Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

current gain decrease in both high and low current?

Status
Not open for further replies.

pugongying

Member level 3
Joined
Apr 2, 2006
Messages
64
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,288
Activity points
2,110
The current gain β=Ic/Ib is almost constant for moderate bias current,but if bias current is too high or too low,the β decreases,can anyone explain it ?expecially in terms of semiconductor device,thanks.
 

when the transistor is in cutoff there is base current due to leakage and collector current is also due to leakage and is very low and hence β is low.... considering the other extreme i.e. saturation both the base collector and base emitter diode are in forward bias and hence the base current increases drastically leading to reduction in β.....
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top