Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Do you mean current balancing, as in spreading a load across several transistors?
Components can have slightly different specs. One transistor can hog current and burn up.
Balancing needs to be done so that all transistors get the same share of the load.
This is usually done by putting a low-ohm resistor inline with each transistor.
As an alternative you can fine tune each bias until all transistors are balanced. However it's error-prone and can be thrown off by later changes in load, or supply, or drift in operating specs.
---------- Post added at 14:01 ---------- Previous post was at 12:35 ----------
There is also current matching as in testing transistors/mosfets in order to find matching performance among a pair, trio, etc.
And it doesn't have to be for parallel load balancing. It may be to match a PNP transistor to an NPN type, in order to get balanced performance in an AB class amplifier.
Yes, I mean balancing current or maintaing constant voltage in the transistors.
How to achive this in layout because in some schematic they specify current to be matched or voltage to be matched.
I need to know rules to follow ( Ex: like for common centroid distributed, compact,same orientation.....)
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
