Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi,
Generaly, you should use couple of upper metal layers (but not the highest, as the highest layers are used for Power wire structures, such as Rings and Stripes) due to small resistance thay have (low R parasicits)
My previous tapeout in 90n using m3/4 to route CTS and 5/6 to distribute the P/G nets. If you are worrying SI introduced by clocks, you could just apply special rules for clock nets. E.g., double space/double width...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.