Al Farouk
Full Member level 4
I'm using Xess board, some of its FPGA chip are used during Prallel port programming so to use this pins as general I/O port the CPLD should be reprogrammed to change the Prallel port/FPGA interface. dos any one can help by which design the CPLD should be reprogrammed.
thanks
thanks