Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

compatro cmos circiut for high frequency

Status
Not open for further replies.

nishagajare

Junior Member level 1
Joined
Feb 5, 2013
Messages
16
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,389
hello,
i want to design circuit of analog comparator for high frquency ,plz help me about cmos design of this comparator for high frquency......:sad:
 

You will probably trade accuracy for speed, and you can
expect some trouble measuring accuracy at speed on the
bench or ATE.

A plurality of high bandwidth low gain stages will work
better than a single or few high gain high impedance
stages. Though this can be prone to internal crosstalk
and oscillation at low input difference.

You are in a race between gm*Ro (gain) and Ro*Co
(bandwith) at every stage.
 

hello,
can u plz :???: suggest me any reference material means any book ya links..................
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top