Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Comparison of Bootstrap Driver ICs for SMPS?

cupoftea

Advanced Member level 5
Joined
Jun 13, 2021
Messages
2,611
Helped
54
Reputation
108
Reaction score
115
Trophy points
63
Activity points
13,687
Hi,
For a 150W Full bridge off 400V, (35Vout) which driver would be more robust to the ills of hi side bootstrap driving for use in this to drive the bridge FETs?
The 2ED2106, or the 2EDF7175?
They are both same price, both have bootstrap hi side drive supply, and both could do the job.

2ED2106

2EDF7175
 
Don't forget to consider the negative max voltage rating for the pin that connects to the high-side FET's source. What you need that to be will depend on your application and layout. The 2ED2106 datasheet clearly specifies -11V rating, and section 5.9 calls this out.
 
Don't forget to consider the negative max voltage rating for the pin that connects to the high-side FET's source. What you need that to be will depend on your application and layout. The 2ED2106 datasheet clearly specifies -11V rating, and section 5.9 calls this out.
Thanks, you have a superb point....and many would say that the 2EDF7175 does not need to worry about the negative voltage pulse on the switching node relative to "primary" ground...because it uses an isolation transformer.....but the datasheet does not help us here, so i am sightly guessing this.

I actually think that bootstrap high side drive for a smps with 400V input is suicide..for the very reason that you highlight.....will lead to many failures after 2 years or so....but there is no evidence to back this up...just a lot of www docs from experts who point to this.
--- Updated ---

Don't forget to consider the negative max voltage rating for the pin that connects to the high-side FET's source. What you need that to be will depend on your application and layout. The 2ED2106 datasheet clearly specifies -11V rating, and section 5.9 calls this out.
Thanks, you have a superb point....and many would say that the 2EDF7175 does not need to worry about the negative voltage pulse on the switching node relative to "primary" ground...because it uses an isolation transformer.....but the datasheet does not help us here, so i am sightly guessing this.

I actually think that bootstrap high side drive for a smps with 400V input is suicide..for the very reason that you highlight.....will lead to many failures after 2 years or so....but there is no evidence to back this up...just a lot of www docs from experts who point to this.
 
Thanks, you have a superb point....and many would say that the 2EDF7175 does not need to worry about the negative voltage pulse on the switching node relative to "primary" ground...because it uses an isolation transformer.....but the datasheet does not help us here, so i am sightly guessing this.
The switching loop is relative to PGND so you can still see a negative transient on GNDA relative to PGND/GNDB. You're right it won't be relative to the logic GND. Does it matter if GNDA shoots very negative relative to GNDB? Maybe - perhaps the datasheet has more details on it and I missed that from a quick glean.
I actually think that bootstrap high side drive for a smps with 400V input is suicide..for the very reason that you highlight.....will lead to many failures after 2 years or so....but there is no evidence to back this up...just a lot of www docs from experts who point to this.
That's a bold claim to make. You can definitely design and characterize your driver to fall within the safe design operating limits under a variety of operating and corner conditions and have the design operate reliably.
 
That's a bold claim to make. You can definitely design and characterize your driver to fall within the safe design operating limits under a variety of operating and corner conditions and have the design operate reliably.
..Thanks, but because of common mlode noise its virtually impossible to scope how far the pulse goes below ground.....the common mode pulse associated with the spike will couple into the scope probe lead and make the spike look higher (more negative) than it really is.
--- Updated ---

That's a bold claim to make. You can definitely design and characterize your driver to fall within the safe design operating limits under a variety of operating and corner conditions and have the design operate reliably.
..Thanks, but because of common mlode noise its virtually impossible to scope how far the pulse goes below ground.....the common mode pulse associated with the spike will couple into the scope probe lead and make the spike look higher (more negative) than it really is.
--- Updated ---

That's a bold claim to make. You can definitely design and characterize your driver to fall within the safe design operating limits under a variety of operating and corner conditions and have the design operate reliably.
..Thanks, but because of common mlode noise its virtually impossible to scope how far the pulse goes below ground.....the common mode pulse associated with the spike will couple into the scope probe lead and make the spike look higher (more negative) than it really is.
 
The leading contributor to the spike looking more negative than it really is would be probing inductance. If you use good probing techniques to to reduce the parasitic inductance, you should be able to get a good accurate reading.

You can use a diff probe with pretty good common mode rejection. Even a low-end diff probe like the DP10007 has >45dB CMRR at 1MHz and >60dB CMRR at 20kHz. https://www.micsig.com/Differential Probe04/
 

LaTeX Commands Quick-Menu:

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top