Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Not until you have disclosed what your circuit looks like? The one in the picture is from a lecture. Are you replicating it properly in your schematics?
For simplicity voltages are generated by DC voltage sources , clock phases are generated by a Non-Overlapping clock generator .Schematic of the circuit ,and voltage of output node are shown in the following pictures.
Please annotate the DC voltages and also annotate the graph and draw all nodes in the schematic. This is very hard to follow. How do you conclude that it does not work?
When I change the size of PMOS transistors at the top of the circuit , DC voltage of output nodes changes and CMFB can not tie them to desired voltage , that is why I think CMFB circuit does not work .
(And the supply voltage is? Try annotate DC node voltages in the schematics and it's so much easier for us to see.)
Ok, even though it might not solve the issue yet, but generate the voltages with currents instead. For the PMOS use a current mirror with a known current to set the voltage. Do the same for the NMOS tail current source with a current that is twice the PMOS currents. That will give a first balance to the design.
Vcm = half the supply voltage?
- - - Updated - - -
Check also the operating region of the five transistors in the diff pair. Are input transistors on with 600 mV?
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.