Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

CMOS RFIC layout considerations

Status
Not open for further replies.
S

shilong_xu

Member level 1
Joined
May 9, 2006
Messages
41
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,562
hi, all
someone can give me some system guideline(books or article) about CMOS RFIC layout considerations? thanks
 

site:edaboard.com rf ic layout

I dont know which book is completely on RFIC layout.

The guideline is normal put your sensative RF connections on top metal layer. Always be aware of parasitics. And post-layout simulation is usually necessary
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top