Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

CMOS NOR gate simulation using hspice

Status
Not open for further replies.

erman_wellem

Newbie level 5
Joined
Jun 12, 2009
Messages
8
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,338
Hi,

I'm doing a simulation of a CMOS NOR gate using hspice and
want measure tplh and tphl from input A to the output. The input signal to A is a pulse waveform swing from 0 to 3.3V, input B is 0V. It seems ok and work fine. I can get the tplh and tphl

The problem is when the condition is reversed (Input A is 0V and input B is pulse). I want to measure the tplh and tphl from input B to output. I got the value of tphl is negative. tplh is positive (its OK).

I know in NOR gate the t_plh and t_phl usually not symmetric. the tplh is greater than tphl. But in my opinion, tphl should NOT a negative value.

Anyone have idea about this? Thanks
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top