Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Cmos nand gate with one input through transmission gate

Status
Not open for further replies.
K

kvk1806

Newbie level 4
Newbie level 4
Joined
Sep 18, 2014
Messages
6
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
34
CMOS based NAND gate is given with one input passed through transmission gate find the issues in circuit.
 

Can you think of any issues that relate to timing delays, rise time, pulse width, voltage thresholds and symmetry?
1641697100_1445716711.jpg
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top