Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Clock Tree Synthesis and RTL synthesis

Status
Not open for further replies.

anishjp

Full Member level 1
Full Member level 1
Joined
Jan 4, 2008
Messages
97
Helped
5
Reputation
10
Reaction score
2
Trophy points
1,288
Location
Johannesburg, South Africa
Activity points
1,818
Clock Tree Synthesis

Hi all,

Do we have to do 'Clock tree synthesis' separately? or will it be done during the time of RTL synthesis.
 

Clock Tree Synthesis

Clock tree synthesis has to be done after RTL synthesis ......
 

Re: Clock Tree Synthesis

in physical design, clock tree synthesis should be done after placement.
add, up/down size buffers to meet your timing constraints...
 
  • Like
Reactions: ivlsi

    ivlsi

    Points: 2
    Helpful Answer Positive Rating
Re: Clock Tree Synthesis

maybe differernt flow
 

Re: Clock Tree Synthesis

clock tree synthesis has to be done separately. It is done in the physical design after standard cell placement
 
  • Like
Reactions: ehas

    ehas

    Points: 2
    Helpful Answer Positive Rating
Re: Clock Tree Synthesis

what about the rst network ? Is it treated the same as the clock?
 

Clock Tree Synthesis

yes rst signal also treated as clock, but the specifications are not that much constrained,why this be build tree is rst signal is high fanout net.to minimize trasitions we build tree for this signals.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top